Training Catalog Descriptions and schedules. FineSim FineSimTM SPICE is a SPICE-level simulation analysis tool that incorporates transistor-level simulation analysis capabilities for mixed signal and analog designs. This training covers different algorithms and simulation control options. Finesim engine supports distributed processing and training will cover how to run FineSim on multiple cpus on the same machine, on a network and on LSF/Sun grids. FineSim Pro (Superset of spice and fast spice) can simulate very big circuits ( fullchip simulation) and very fast simulations. This training covers Finesim Pro examples and techniques to address co-simulation ( verilog + spice) training.  Agenda    There are no current schedules listed for this course, to request this course, click here.   Hydra Flow Training Hydra flow enables Hierarchical Floorplanning with limited Automation and High flexibility of design style and is most useful for large, hierarchical designs. This is a detailed training workshop that gives an overview on the floorplanning and hierarchical planning flow using Hydra. Training will cover theory as well as lab exercises. Recommended Prerequisites:    Knowledge of Magma Basics is required for this course.  Agenda    Schedules Quartz DRC (Live Meeting) Quartz DRC is a linearly scalable sign-off design rule checker (DRC) architected to meet the through-put and accuracy requirements of nanometer designs. Quartz DRC uses an open Tcl-based procedural runset language amenable to both restricted and recommended design rules. This class gives the user the information and hands-on experience to successfully process a design using Quartz DRC, and visualize the results using a layout editor. Furthermore, it will cover the theory of distribution and offer real life examples of understanding the output that the tool generates.  Agenda    There are no current schedules listed for this course, to request this course, click here.   QuickCap NX QuickCap is Magma's high accuracy parasitic extractor which translates a 2D layout and a technology file into a QuickCap input deck, and performs the parasitic extraction. The class starts with a brief introduction to QuickCap and then goes into the details of how to create a technology file, do resistance extraction and netlist generation with gds2cap. This is then followed by a detailed explanation on the Monte-Carlo techniques for capacitance extraction in QuickCap. You will go through the labs for self and coupling capacitance extraction. Understand the statistical behavior of QuickCap; other auxiliary programs associated with QuickCap, gds2xxx, as well as different extraction flows with labs and examples.  Agenda    There are no current schedules listed for this course, to request this course, click here.   SiliconSmart SiliconSmart is Magma's standard cell and IO characterization solution used to generate timing, power, ccs, ecsm, SI (noise) and low power libraries. The SiliconSmart training class focuses on tool usage and assumes the user has a basic understanding of characterization methodology. Users will learn the command sequence used for generating libraries along with configuration options and settings for customizing libraries. The user will also learn how to define cell functionality within the tool including combinatorial, sequential and complex cells along with basic IO configurations. Liberty styling options and the liberty model API will also be covered. Common degugging scenarios will also be covered. The course has 4 labs to help students apply what has been discussed in the training course.  Agenda    There are no current schedules listed for this course, to request this course, click here.   Static Timing Analysis Magma uses a single static timing analyzer throughout the RTL-to-GDS2 design flow. This powerful incremental static timing analyzer provides high capacity, streamlines constraint generation and provides accurate timing information at every stage of the design flow. Clocks, timing constraints on input and output signals, false (impossible) paths, multi-cycle paths, and time borrowing are among the many topics that will be covered. You will learn how to specify the information that impacts STA in Blast Fusion and how to create and interpret timing reports. About one-third of class time will be spent doing hands-on labs.  Agenda    There are no current schedules listed for this course, to request this course, click here.   Talus Design Talus® Design is an RTL-to-placed-gates design environment that provides RTL synthesis, DFT rule checking, concurrent timing analysis, and physical synthesis. During the two-day Talus Design workshop, you are introduced to key concepts behind the Magma® synthesis and design methodology, including a technique for synthesis without wire load models, as well as the common data model used throughout the flow. The workshop emphasizes learning by doing with hands-on labs where you optimize a sample RTL design and generate a placement. You learn to effectively maximize the quality of your design by following the recommended front-end design flow conventional RTL synthesis topics (such as HDL support, timing constraints, and area-versus-delay tradeoffs), DFT rule checking, automatic repair, and scan insertion. During the physical synthesis training modules, you learn to make crucial architecture selections, and sizing and optimization decisions.  Agenda    Schedules Talus Flow Manager The Talus® Flow Manager (TFM) is a reference flow generator that provides Magma users with up-to-date, relevant, and best practice uses of the core technologies of Magma in an easy manner. Built around the well-known fix... scripts, it lets you quickly and easily generate a number of flows to suit your needs with the supporting functions and frameworks to address all the challenges that exist at current and future technology nodes. During this class you will learn how to implement, debug, and experiment an example design using the TFM.  Agenda    There are no current schedules listed for this course, to request this course, click here.   Talus Plan Pro Magma's Prototyping capability enables the designer to discover design issues such as RTL or a netlist which cannot meet timing goals with its current architecture/structure, bad or missing SDC constraints, or high congestion and utilization in a fraction of the time required for a full implementation. In addition, it automates the process of creating optimal partitions for designs that will be implemented hierarchically. In this workshop, you will begin with initial constraint and timing sanity checks. You will then use massive virtually flat placement to visualize and determine optimal partitioning for the design. Next you will assign pin locations using both automatic and manual techniques and then abstract the partitions into glassbox models for hierarchical prototyping and implementation. Next you will validate your prototype in terms of timing, congestion, utilization, etc. and then prepare the partitions for final implementation by pushing down time budgeted constraints and top level power structures and blockages. The lecture is then followed by a hands-on lab; about half of the class time will be spent for lecture and half spent doing hands-on labs. Recommended Prerequisites:    Knowledge of Magma Basics suggested.  Agenda    There are no current schedules listed for this course, to request this course, click here.   Talus Vortex Talus® Vortex is a complete netlist-to-GDSII chip implementation system providing optimization, place and route capabilities, useful skew clock generation, floorplanning, power planning, RC extraction, and built-in incremental timing analysis. During the three-day workshop, you learn key concepts behind the Magma® synthesis and design methodology, including a technique for synthesis without wire load models, as well as the common data model used throughout the flow. You learn to effectively maximize the quality of your design by following the recommended back-end design flow library preparation, importing and optimizing the netlist, floorplanning, power planning, clock tree synthesis, signal integrity driven routing, and design verification.  Agenda    Schedules Back ViewCentral Privacy Statement Copyright © 2010 Rainmaker Systems, Inc. All rights reserved.