Search Results

By Design Phase


System-Level Design Signal processing algorithm design, high-level synthesis, virtual platforms, mechatronics and wiring harness		Manufacturing Mask synthesis and data prep, lithography simulation and verification and yield management

Verification High-performance system, RTL, equivalence checking, and mixed-signal verification solutions		TCAD Process and device simulation solutions for technology development and manufacturing

Implementation & Sign-Off Advanced digital and custom IC and FPGA design solutions, including synthesis, physical implementation, test and sign-off		All Tools Directory of all Synopsys tools

REDUCE RISH WITH HIGH QUALITY IP


Interface and Standards IP Broad portfolio of interface IP such as USB, PCIe, DDR, SATA, HDMI, MIPI and more		Verification IP Portfolio of standard bus interfaces such as USB, PCIe, SATA and more

Analog IP Portfolio of analog IP such as Data Converters, Audio Codecs, Video Analog Front Ends and more		minPower Components Low power datapath architectures and instantiable IP extends battery life in mobile applications and reduces power consumption for SoCs

DesignWare Library Library of design and verification IP: Datapath, AMBA, Star IP and more		Vertical Markets Data Center, Digital Home, Digital Office, Mobile Multimedia, Storage, Wireless

HELPING YOUR ADDRESS YOUR TOUGHEST DESIGN CHALLANGES


Tool & Methodology Deployment Take full advantage of the latest tool features and methodologies		Verfication Accelerate adoption of advanced verification methodologies

Flow Optimization Integrate proven flows and sub-flows to address your key design challenges		System-Level Modeling Build transaction-level models (TLMs) and virtual platforms for pre-silicon software development

Implementation Experts use the latest Synopsys technology, flows and infrastructure to help you get to tapeout

SOLUTIONS FOR SEMICONDUCTOR AND SYSTEM DESIGN


Eclypse Low Power Solution The perfect alignment of technology, methodology, IP, services, and industry standards to address advanced low power design		Discovery Verification Platform An integrated portfolio of functional, AMS, formal and low-power verification tools

Galaxy Implementation Platform A comprehensive solution for cell-based and custom IC implementation		Synplicity FPGA Design Solution Comprehensive toolsets, methodologies, and services to address FPGA design requirements

Industry Solutions Tailored solutions for automotive, mobile devices, memory & end-product categories		Lynx Design System A highly integrated, production-ready IC development platform

EXPERT TRAINING AND SUPPORT SERVICES


Training Training courses on Synopsys� tools and methodologies		Global Support Centers Open a support issue online

SolvNet Get instant online access to the self-help support resources you need		Licensing, Installation & Compute Platforms The latest information about how to install, upgrade and manage your Synopsys licenses

EXPLORE, INTERACT AND COLLABORATE


Synopsys Users Group (SNUG) Users and product experts exchange ideas at SNUG conferences.		University Program Resources for teaching IC design: how to apply to our program, curriculum, articles, support and training, and much more

Partners Collaborating to provide advanced reference flows, design kits, libraries, IP and methodology		Interoperability EDA tools working together for customer satisfaction and success

Blogs & Forums Insights from the experts, open forums for global Synopsys community

SYNOPSYS: INNOVATION AND BEYOND


About Synopsys Discover our company, our management team and our values		Synopsys Careers Learn about jobs, internships and our commitment to diversity

Press Room Read Synopsys news, contact the PR team, download an image, or gather other information		Events Meet with Synopsys at an industry event, participate at a SNUG® conference , or attend a Synopsys workshop or seminar

Investor Relations Browse information for shareholders, analysts and potential investors		Community Involvement Learn how Synopsys inspires the next generation of technologists

HOME

SUPPORT

TRAINING

SEARCH COURSES

Training

NORTH AMERICA

Search | Calendar | Contact |
Education Packages

EUROPE & ISRAEL

Search | Calendar | Contact

INDIA

Search | Calendar | Contact

ASIA PACIFIC

China | Korea | Taiwan |
Singapore | Japan

TRAINING PROFILE

EDUCATION CREDIT STATUS

FULL CATALOG

COURSE OPTIONS

TERMS & CONDITIONS

TRAINING CENTERS

DOWNLOAD LABS

Training Locations	My Training Profile	Credit Status

Search Results

Page

1 2

Design Compiler 1

This course covers the ASIC synthesis flow using Design Compiler. You will learn how to read, constrain, synthesize, and analyze a complex design for area and timing. You will also verify the logic equivalence of a synthesized netlist to that of an RTL design.

Full Course Description

If you do not see a date or location that works for you please contact us.

Course Type: Public
March 1, 2010 - March 3, 2010
9:00AM - 5:00PM
Reading, UK Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
Language: French
March 8, 2010 - March 10, 2010
9:00AM - 5:00PM Central Europe Time

Rungis, France Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
Language: Hebrew
March 14, 2010 - March 16, 2010
9:00AM - 5:00PM Local Time

Herzelia, Israel Travel Info Details

	Price: $1,400.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
Language: English
March 17, 2010 - March 19, 2010
9:00AM - 5:00PM Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna

Germany - Synopsys GmbH Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
Language: French
March 22, 2010 - March 24, 2010
9:00AM - 5:00PM Central Europe Time

Grenoble, France Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
April 6, 2010 - April 8, 2010
9:00AM - 5:00PM
Mountain View, CA Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
Language: English
April 19, 2010 - April 21, 2010
9:00AM - 5:00PM Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna

Germany - Synopsys GmbH Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
Language: French
May 17, 2010 - May 19, 2010
9:00AM - 5:00PM Central Europe Time

Rungis, France Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
June 7, 2010 - June 9, 2010
9:00AM - 5:00PM
Mountain View, CA Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Course Type: Public
Language: English
June 14, 2010 - June 16, 2010
9:00AM - 5:00PM Amsterdam, Berlin, Bern, Rome, Stockholm, Vienna

Germany - Synopsys GmbH Travel Info Details

	Price: $1,800.00 (USD)

Education Credits: 3

Add to Cart

Page

1 2

ViewCentral Privacy Statement
Copyright � 2010 Rainmaker Systems, Inc. All rights reserved.

�