PrimeTime 2: Debugging and Constraining
Custom Clocks
OVERVIEW
Constraining custom clock logic for Static
Timing Analysis can be a difficult, but common and necessary, task.
OBJECTIVES
At the end of this half-day workshop you
should be able to:
- Constrain OR clock-shaping logic having reconverging clocks
- Constrain AND clock-shaping logic having reconverging clocks
- Constrain a MUXed pin-limited design having clock-shaping logic
- Execute a debugging flow that includes identifying:
- registers driven by multiple clocks
- cells where clocks converge
AUDIENCE PROFILE
Design or Verification engineers who perform Static Timing Analysis using PrimeTime.
PREREQUISITES
To benefit the most from the material presented in this workshop, you should:
A. Have taken PrimeTime 1
OR
B. Possess equivalent knowledge with PrimeTime including:
- Generating and interpreting timing reports using report_timing
COURSE OUTLINE
Unit 1
- Constraining Custom Clocks
Unit 2
- Identifying and debugging multiple clocks and custom clocks
Lab
SYNOPSYS TOOLS USED
Primetime 2007.06

|