Synopsys Logo
HELPING YOU DESIGN THE CHIP INSIDE

DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES

Arrow Customer Education Services
NORTH AMERICA
Blue Dot
Arrow Search
Arrow Calendar
Arrow Contact
Arrow Education Packages
EUROPE & ISRAEL
Blue Dot
Arrow Search
Arrow Calendar
Arrow Contact
INDIA
Blue Dot
Arrow Search
Arrow Calendar
Arrow Contact
ASIA PACIFIC
Blue Dot
Arrow China
Arrow Korea
Arrow Taiwan
Arrow Singapore
Arrow Japan

Arrow FULL CATALOG
Arrow COURSE OPTIONS
Arrow TERMS & CONDITIONS
Arrow TRAINING CENTERS
Arrow DOWNLOAD LABS

 

    Training Locations     My Training Profile     Credit Status
Search Results
 




Formality
Students will use Formality to perform formal equivalence checking on designs that have been transformed in various ways. For example, students will verify: that a gate-level and an RTL-level design are equivalent; and that a gate-level design and an ECO’d gate-level design are equivalent. Students will also use a graphical debugger to pinpoint differences in designs proven not equivalent.
Full Course Description
Course Type: Public
Language: Hebrew
June 23, 2008 - June 24, 2008
9:00AM - 5:00PM
Israel  Travel Info  Details
Price: $1,000.00 (USD)
Education Credits: 2
    Add to Cart

Course Type: Public
Language: English
June 23, 2008 - June 24, 2008
9:00AM - 5:00PM
Synopsys (Northern Europe) Ltd.  Travel Info  Details
Price: $1,200.00 (USD)
Education Credits: 2
    Add to Cart





ViewCentral Privacy Statement

Copyright © 2008 Rainmaker Systems, Inc. All rights reserved.
VCREG2H

CONTACT US | FEEDBACK | LOCATIONS | PRIVACY POLICY | LEGAL
2007 Synopsys, Inc. All Rights Reserved